A wide-band four-channel measuring system has been developed for studying charge-coupled devices and optimizing their characteristics. The system incorporates a high-to-low frequency processor capable of handling the 100-300 MHz high frequency clock CCD driver and generating the 0.5-10 MHz readout frequency, a microwave component based on a four-phase signal generator, a four-channel phase-matched RF power amplifier and a wide-band CCD test fixture. The phase error between the four low frequency channels is less than ± S degrees through the 1 to 10 MHz band, and less than ± 10 degrees in the 100 to 250 MHz range.
Introduction
The investigation and optimization of the characteristics of high-speed charge-coupled devices is becoming increasingly important in a multitude of applications, such as: signal processing systems, transient analog signal recording, electro-optical imaging, [1] [2] [3] [4] ,.
and radar systems.
Theoretical calculations, and experiments using a uniphase clock6 have projected operating data rates of the order of 1 GHz for peristaltic charge-coupled devices with charge transfer inefficiencies of about 10-4. However, these operating speeds have not been experimentally achieved because of the present frequency limitations of input, output, and driving circuitry.
In most applications, charge-coupled devices require a complex array of peripheral circuitry to support their operation, such as: input gates, multiple phase clock signal generators, output gates, propagation gate drivers, reset gates, photogates and various dc.c. biasing circuits. For example, for a 128 cell CCD analog shift register, the supporting circuitry contains an input sample and hold propagation gate driver, a multiphase phase generator, amplifiers andoutput strobe circuits. Such a shift register is used for both delaying and expanding the time base of quantized analog data with a 62.5 Msample/second input rate and a 100 Ksample/second output rate. The fourphase clock signals required can be generated by using a pair of D-type Flip Flops connected as shown in Fig. 1 . When a clock signal with a pulse rate four times the shift rate is applied to the generator, the four outputs will produce the signals shown in Fig. 2 The system requires for its operation an external high frequency clock signal generator capable of operating in a frequency region of 100 to 250 MHz and delivering an output of at least 1 V rms into a 5O ohm load. The first stage of the system is a high-to-low frequency processor capable of operating at frequencies up to 300 MHz. A thumb-wheel switch selects the following high-to-low frequency ratio: 20, 40, 60, 100...up to 500. Therefore, with a 200 MHz clock signal and a division ratio of 100, the low readout frequency clock signal is 2.0 MHz. The output from the frequency processor unit consists of a high frequency clock signal, which is at the same frequency as the input signal and a low readout CCD frequency clock signal whose frequency is determined by division ratio selected by the switch. Both the high frequency and low frequency signals are gated on and off by a dual radio-frequency high speed switch. The gating conditions depend entirely on the external logic signal which in turn is governed by the requirements of the CCDs under test. Only one channel is on at any given tIme. The output signals from the switcoi are amplified U.S. Government work not protected by U.S. copyright.
by wide-band amplifiers with adjustahcl gain controls to approximately ).25 lWSoutput pot;er level. Alter pill)lifications, the high and low frequency clock sigLals are processed by the four-phase signal generator which provides a pair of four high and low frequency output signals which are 90 degrees out of phase with respect to each other.
Four-Phase Clock Signal Generator
Concerning the four-phase signal generation. the ErL logic family was considered initially for a possible application. Unfortunately, at frequencies above 80 MHz, output signals do not have a rectangular waveshape, but instead is a distorted trapezoidal waveshape which approaches a distorted sinusoidal wave as the frequency increases. Therefore, a completely new approach for the generation of four-phase signals over a wide range of frequency had to be taken using microwave technology components. Hybrid junctions and quadrature hybrids were specifically evaluated for this particular application.
A hybrid junction is a four-lport network capable of splitting input signals into equal amplitude, isolated output which are either in phase or 1800 out of phase. The network is recognized in the microwave technology under various names, such as magic tee, ring hybrids and hybrid tees. Their low frequency counterpar>t is the hybrid transformer. When a signal is applied to the H, or symmetrical port, it will split equally and in-phase between the collinear output ports (1 and 2), Fig. 4 . When a signal is applied to the E, or antisymmetric port, it will split equally, but outof-phase, between the ports 1 and 2. This in-phase and out-of-phase output relationship results in isolation between the E and H ports, the extent of which is an important measure of hybrid balance. The simultaneous application of signals of both H and E ports results in their vector addition at one collinear port and vector subtraction at the other. Typically, a 50-ohm hybrid junction designed for frequency range from 5 MHz to 1000 MHz has an insertion loss of approximately 4 dB, an isolation of 25 dB, a maximum value of the phase balance of 3 degrees, and the amplitude balance of 0.5 dB.
A quadrature hybrid is a four-port 3 The phase difference between the four low frequency channels (90 degrees out of phase with respect to each other) as a function of frequency is shown in Fig. 9 . The measurement was made with a 10 V peak-topeak signal across a 35 pF load. The phase difference was measured directly at the capacitive load with the 0 degree channel as a reference channel. The phase difference between the four high frequency channels as a function of frequency is shown in Fig. 10 . The phase difference of high frequency channels is within + 10 degrees through the 100-250 MHz frequency band. The available output voltage across a capacitive load, in volts peak-to-peak, as a function for frequency for the high frequency channels is shown in Fig. 11 . With a 100 pF load, a voltage of 10 V peak-to-peak can be obtained up to 170 MHz. For a 25 pF load, voltage of 10 V, peak-to-peak can be obtained up to 280 MlHz. The upper frequency limits are determined by the power available from each driver for the various capacitive loads. A very important characteristic of the tester is its performance when switching from high-to-low frequency and from low-to-high frequency. The waveform of the high-to-low frequency switching is shown in Fig. 12 .
Conclusions
Design and characteristics of a wide-band four channel measuring system for studying and optimizing charge-coupled devices have been presented and discussed. A high-to-low frequency processor, four phase clock signal generator and charge-coupled device testing fixture had to be developed to meet flexible requirements of CCD testing. The system was constructed in modular form and can be easily modified by increasing the power of the output amplifiers and changing the output transformer stages to accommodate larger capacitive loads. Furthermore, the size and cost of the system can be significantly reduced using high Q-factor output circuitry once the optimum operating parameters for the CCD's have been chosen. ____.901
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